

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/602,020	0 06/24/2003		Frederic Reblewski	003921.00135	7641
22907	7590	07/28/2006		EXAMINER	
BANNER &	& WITCO	OFF	SAXENA, AKASH		
	1001 G STREET N W SUITE 1100				PAPER NUMBER
	WASHINGTON, DC 20001				

DATE MAILED: 07/28/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Amplication No.	I Applicant(a)					
·	Application No.	Applicant(s)					
055 - 4.45 - 0.	10/602,020	REBLEWSKI ET AL.					
Office Action Summary	Examiner	Art Unit					
	Akash Saxena	2128					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period was realized to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be to the state of the state	N. mely filed n the mailing date of this communication. ED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 17 Ag	<u>oril 2006</u> .						
2a)⊠ This action is FINAL . 2b)☐ This	This action is FINAL. 2b) This action is non-final.						
· · · · · · · · · · · · · · · · · · ·	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) Claim(s) <u>1-31</u> is/are pending in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-31</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or election requirement.							
Application Papers							
9) The specification is objected to by the Examine	ır.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11)☐ The oath or declaration is objected to by the Ex	caminer. Note the attached Offic	e Action or form PTO-152.					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)							
1) Notice of References Cited (PTO-892)	4) Interview Summa Paper No(s)/Mail						
Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date		Patent Application (PTO-152)					

Art Unit: 2128

DETAILED ACTION

 Claim(s) 1-31 has/have been presented for examination based on amendment filed on 17th April 2006.

2. Claim(s) 1, 20, 25-28, and 31 are amended.

3. The arguments submitted by the applicant have been fully considered. Claims 1-31 remain rejected. The examiner's response is as follows.

Response to Applicant's Remarks & Examiner's Withdrawals

 Examiner respectfully withdraws the claim rejection(s) under 35 USC § 103 to claim(s) 1-31 in view of the amendment and/or applicant's arguments. New rejection is provided.

Response to Applicant's Remarks for 35 U.S.C. § 112

5. Applicant has argued that the step of sorting and storage of data of interest performs compaction. Examiner is unclear how the data is "interest is determined" to perform the compaction. Hence the claim rejection under 35 USC 112 is maintained. Claim 2-19 are rejected based on their dependence on claim 1.

Art Unit: 2128

Response to Applicant's Remarks for 35 U.S.C. § 103

6. Claims 1-17, 19-26 and 28 were rejected under 35 U.S.C. 103(a) as being unpatentable over Kurooka, in view of Litt.

Regarding Claim 1-17 and 19

Applicant has argued for claim 1 that the newly amended limitation relating to "residual storage space in the first buffer" is not taught by Kurooka-Litt combination. Applicant's arguments are moot in view of new rejection. New combination clearly teaches this limitation.

Regarding Claim 20 and 21-28

Applicant has argued similar limitation as claim 1 relating to filling one buffer and then other in alternating manner. This limitation is taught by new art rejection and arguments presented are moot.

Applicant has argued the motivation to combine Litt with Kurooka without completely reading the full paragraph and stopping at first sentence of the paragraph. Examiner has amended the motivation under new rejection to address applicant's issue. The scope of teaching applicable from Litt to Kurooka is multifaceted. Litt teaches trace prioritization, selection, advanced storage (smart buffer) and arbitration logic (similar to output control unit in Kurooka, but advanced) thereby enhancing the capabilities of Kurooka from mere compression of trace data before outputting it.

Regarding Claim 29 & 31

In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are Application/Control Number: 10/602,020

Art Unit: 2128

based on combinations of references. See *In re Keller*, 642 F.2d 413, 208
USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). Swoboda teaching is used to address the limitation relating to plurality of pins which are dynamically configured, where as Litt's teaching is used to address plurality of trace chains. Swoboda enhances the Litt's teaching by adding a Pin Manager/macro function to arbitration logic and output section of Litt's teaching. Litt teaches arbitration logic selecting between plural trace chains (each smart buffer addressing one trace chain; Litt: Col.9 Lines 21-25) based on fill rates (where the higher fill rate will fill smart buffer faster causing a distress signal to be serviced by arbitration logic first), where output frequency is further decided (Litt: Col.12 Lines 44-56). Hence Litt teaches assigning plurality of pins for plurality of chains in conjunction with variability of pins assigned for various chains when combined with Swoboda's teaching.

For claims 30 and 31 applicant is arguing similar limitations as claim 29 and same response claim 29 addresses those arguments.

Applicant's argument regarding establishing a prima facie case of obviousness are considered and are found to be unpersuasive.

Application/Control Number: 10/602,020

Art Unit: 2128

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Art Unit: 2128

7. Claims 1-17, 19 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent Application No. 09/920930 by Kurooka et al (Kurooka hereafter), in view of U.S. Patent No. 6,816,989 issued to Timothe Litt (Litt hereafter), further in view of U.S. Patent No. 5,355,487 issued to Keller et al (Keller hereafter).

Regarding Claim 1

Kurooka teaches compacting state data of an emulation system (Kurooka: [0006][0028]), by receiving a first sample of state data (Kurooka: [0023][0024], Fig.1), sorting the first sample as compressing the data (Kurooka: [0006][0028][0039]), storing the sorted first sample (Kurooka: Fig.1, trace buffer A & B [0026]).

Kurooka does not teach explicitly determining if residual storage space in a first buffer exists.

Litt teaches determining if residual storage space in a first buffer exists as smart buffers, which are aware of the buffer state (full or available) of each location in the smart buffer (Litt: Col.10 Lines 12-46). Litt also teaches receiving a first sample of state data (Litt: Col.8 Lines 33-48), sorting the first sample (Litt: Col.7 Lines 20-67), and storing the sorted first sample in the smart buffer (Litt: Fig.2). Although not claimed as the method step the preamble states compression of the trace data. Litt does not teach compression in the manner taught by Kurooka.

Kurooka and Litt however do not <u>explicitly</u> teach the newly amended limitation whereas Litt is aware of the buffer over flow issue (Litt: Col.10 Lines 12-46).

Keller teaches storing at least a portion (subsequent traces) of data from the first sample in the first buffer if it is determined that residual storage space in the first exists, and otherwise storing said portion in at least one other buffer (Keller: Col.8 Lines 58-64).

It would have been obvious to one (e.g. a designer) of ordinary skill in the art at the time the invention was made to apply the teachings of <u>Litt to Kurooka</u> to address proper data selection at variable fill rates before outputting the data. The motivation to combine would have been that Litt and Kurooka are both concerned with trace data capture coming in at higher rate than it can be shipped out to external trace storage (Litt: Col.2 Lines 52-65; Kurooka: [0009]). Kurooka solves the problem by handling various data sizes by compressing the data (Kurooka: [0006][0028][0039]) and Litt further enhances the process by prioritizing the data and dropping the less relevant data packets (Litt: Abstract).

It would have been obvious to one (e.g. a designer) of ordinary skill in the art at the time the invention was made to apply the teachings of Keller to Litt to design multi-buffer trace method/system. The motivation to combine would have been that Litt's design has smart buffers, however this implementation leads to loss of trace information when the smart buffer due to overwriting of the smart buffer. It would be beneficial to have extra buffer to over the smart buffer and issue a distress signal to arbitration logic (in Litt's design) to empty the overflowing smart buffer, thereby saving the trace without writing it (Litt: Fig1-2; Col.9 Line 45- Col.12 Line 43; Keller: Col.8 Lines 58-64).

Regarding Claim 2

Litt teaches the step of determining whether the first buffer is full and storing the sorted first sample in the first buffer (Litt: Col.10 Lines 17-46).

Regarding Claim 3 & 4

Kurooka teaches portioning the sorted first sample into two portions and storing a portion in the first buffer and storing the remaining portion in the second buffer (Kurooka: Fig.5 - Splitting and interleaving the Input data between the trace buffer memories A, B and C). Another embodiment teaches filling in the trace buffer memory A first without interleaving with other memories (Kurooka: Fig.6-7).

Regarding Claim 5

Litt teaches filling up the smart buffer and compaction of the data (Litt: Col.10 Lines 47-60).

Regarding Claim 6

Kurooka teaches second buffer assumes the role of the first buffer and the first buffer assumes the role of the second buffer as alternating the trace buffer memories A and B while storing the data and then empting them (Kurooka: [0042]-[0045])

Regarding Claim 7

Kurooka teaches draining the first buffer into an output storage device as draining the data to the debugger (Kurooka: [0045] Fig 3-4).

Regarding Claim 8

The limitations presented are repetition of the steps performed above in claim 1.

Page 9

They are rejected for the same reasons as claim 1.

Regarding Claim 9

Kurooka teaches portioning the sorted first sample into two portions and storing a portion in the first buffer and storing the remaining portion in the second buffer (Kurooka: Fig.5 - Splitting and interleaving the Input data between the trace buffer memories A, B and C). Another embodiment teaches filling in the trace buffer memory A first without interleaving with other memories (Kurooka: Fig.6-7). Litt teaches smart buffers that decide based on the residual space left in the buffer whether to store the data (Litt: Col.10 Lines 47-60).

Regarding Claim 10

Kurooka teaches first sample of state data is received from a reconfigurable emulation resource (Kurooka: [0002], [0006]-[0008], Fig.1).

Regarding Claim 11

Kurooka teaches the step of storing the sorted first sample comprises storing the entire first sample in the current buffer (Kurooka: [0045], Fig.3, also in Fig.1).

Regarding Claim 12

Litt teaches sorting of first sample includes both data of interest and ignored data as trace with higher importance and lower importance (Litt: Col.10 Lines 47-60, Col.9). Level of interest is assigned when the trace sample comes into the input multiplexer

Art Unit: 2128

that contains the parsing logic and prediction logic (Litt: Fig.2 Col.9 Line 45 – Col.10 Line 12).

Regarding Claim 13 & 14

Litt teaches identifying the data of interest from various trace data information using the multiplexer (Litt: Col.8 Lines 33-48). The steps of identifying the bit position within the he first buffer where residual storage space exists and sorting is obvious by description of the smart buffers and packing compaction performed by them, as provided by Litt (Litt: Col.11 Lines 7-47; Col.10 Lines 12-60).

Regarding Claim 15

Litt does not teach explicitly the scenario using the second buffer when there is no residual space available in the first buffer. However, Kurooka teaches alternating the buffers and the using one buffer first (Kurooka: Fig.3-6). Hence the step of using the second buffer is obvious when the first buffer is full.

Regarding Claim 16

Litt teaches step of storing sample information associates with each sample as importance control bit (Litt: Col.9 Line 45 – Col.10 Line 12).

Regarding Claim 17

Litt teaches storing the importance/control of the sample based on the position/length of the sample header. This counter associated stores the bit position of the ticks (segments of the sample – See Col.6 Lines 49-60) of the sample (Litt: Col.14 Lines 5-23; Col.10 Lines 47-60).

Art Unit: 2128

Regarding Claim 19

Claim 19 repeats the limitations of claims 1 & 16, where the subsequent packets are stored in the memory and is rejected for the same reasons as parent claims.

makes the use of multiplexer obvious.

Regarding Claim 23

Kurooka teaches filling the buffers in alternating and serial manner as claimed by the disclosed invention (Kurooka: Fig.4-6, [0043]).

8. Claims 20-22, 24-26 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,816,989 issued to Timothe Litt (<u>Litt</u> hereafter), further in view of U.S. Patent No. 5,355,487 issued to Keller et al (Keller hereafter).

Regarding Claim 20

Litt teaches an apparatus having a first select logic device configured to receive samples of state data, to sort samples of state data, and to select data of interest from each of the samples of state data (Litt: Fig.2, Elements 210 & 215, Col.6 Lines 3-34); first and second buffers coupled to the first select logic device and configured to receive the selected data of interest (Litt: Fig.2 Elements 225a 225b); a second select logic device coupled to the first and second buffers and configured to select the first and second buffers in an alternating manner to drain the selected buffer (Litt: Fig.2 Elements 250); and an output storage device coupled to the second select logic device and configured to receive data drained from the selected buffer (Litt: Fig.1 Element 50).

Litt does not teach select data of interest being filled in an alternating manner in each buffer.

Keller teaches that trace data is filled in the alternating manner in the trace buffers 102 (Keller: Col.8 Lines 58-64).

It would have been obvious to one (e.g. a designer) of ordinary skill in the art at the time the invention was made to apply the teachings of <u>Keller to Litt</u> to design multi-buffer trace method/system. The motivation to combine would have been that

Litt's design has smart buffers, however this implementation leads to loss of trace information when the smart buffer due to overwriting of the smart buffer. It would be beneficial to have extra buffer to over the smart buffer and issue a distress signal to arbitration logic (in Litt's design) to empty the overflowing smart buffer, thereby saving the trace without writing it (Litt: Fig1-2; Col.9 Line 45- Col.12 Line 43; Keller: Col.8 Lines 58-64).

Regarding Claim 21

Litt teaches first select logic comprises a multiplexer (Litt: Fig.2 Elements 245a & 245b).

Regarding Claim 22

Litt teaches second select logic (as arbitration logic) comprises a multiplexer (Litt: Fig.2 Elements 250; Col.11 Line 56-Col.12 Line 43) where the selection between the buffers to offload the data of interest from them.

Regarding Claim 24

Litt teaches the first select logic device comprises a data of interest sorter (Litt: Fig.2 Packet Prediction and parsing logic with the Prioritization of packets; Col.10 Lines 47-Col.11 Line 6).

Regarding Claim 25

Claim 25 discloses similar limitations as claim 16 and is rejected for the same reasons as claim 16. Litt teaches step of storing sample information associates with each sample as importance control bit (Litt: Col.9 Line 45 – Col.10 Line 12).

Art Unit: 2128

Regarding Claim 26

Claim 26 discloses similar limitations as claim 17 and is rejected for the same reasons as claim 17. Litt teaches storing the importance/control of the sample based on the position/length of the sample header. This counter associated stores the bit position of the ticks (segments of the sample – See Col.6 Lines 49-60) of the sample (Litt: Col.14 Lines 5-23; Col.10 Lines 47-60).

Regarding Claim 28

Litt teaches output storage device is configured to store information associated with each of the samples of state data as header to each sample that contains sample relevant data (Litt: Col.6 Line 61- Col.7 Line 19).

Art Unit: 2128

9. Claims 18 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent Application No. 09/920930 by Kurooka et al (<u>Kurooka</u> hereafter), in view of U.S. Patent No. 6,816,989 issued to Timothe Litt (<u>Litt</u> hereafter), further in view of U.S. Patent No. 5,355,487 issued to Keller et al (<u>Keller</u> hereafter), further in view of U.S. Patent No. 6,754,599 issued to Gary L. Swoboda et al (Swoboda hereafter).

Regarding Claim 18

Teachings of Kurooka-Litt-Keller are disclosed in the claim 16 and claim 1 rejection above. Litt and Kurooka teach identification of pins for the input source for the first sample (Litt: Fig.2; Kurooka: Fig.1).

Kurooka-Litt-Keller do not teach identification of pins associated with first sample as understood from the figure in the specification.

Swoboda teaches pin manager and pin macros for identification of output pins where the trace will be outputted (Swoboda: Fig.3-4; Col.9 Lines 56-Col10 Line 4; Col.16 Lines 38-63; Col.17 Lines 44-56).

Motivation to apply <u>Litt to Kurooka</u> and <u>Keller to Litt</u> is provided above in claim 1 rejection.

It would have been obvious to one (e.g. a designer) of ordinary skill in the art at the time the invention was made to apply the teachings of Swoboda to Kurooka-Litt-Keller to enhances the Litt's teaching by adding a Pin Manager/macro function to arbitration logic and output section of Litt's teaching. To clarify further, The motivation to combine would have been that Swoboda and Kurooka-Litt-Keller are

Art Unit: 2128

concerned with trace data capture where Swoboda and Litt-Kurooka output the trace data to a debugger (Litt: Fig.2; Kurooka: Fig.1; Swoboda: Fig.3-4) where the pin management is obvious for such data offloading. Swoboda explicitly discloses the pin manager, where the pins for trace & debug can be dynamically allocated reducing the limited pin count pressure in offloading trace information (Swoboda: Col.16 Lines 38-63).

Regarding Claim 27

Claim 27 discloses similar limitations as claim 18 and is rejected for the same reasons as claim 18.

Art Unit: 2128

10. Claims 29-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,816,989 issued to Timothe Litt (<u>Litt</u> hereafter), further in view of U.S. Patent No. 6,754,599 issued to Gary L. Swoboda et al (<u>Swoboda</u> hereafter).

Regarding Claim 29

Litt teaches determining a trace data fill rate of each of a plurality of trace data chains as various trace streams with various rates in the bandwidth manager section (Litt: Col.4 Lines 21-25, 55-65); determining a schedule for associating a plurality of pins with the plurality of trace data chains to transfer data out of the trace data chains based at least upon the determined trace data chain fill rates as decision to offload data by the arbitration manager based on the pressure on the trace buffer once it gets full due to higher fill rate (Litt: Col.12 Lines 8-31).

Litt does not teach a pin manager explicitly that would perform the steps of offloading the data.

Swoboda teaches pin manager and pin macros for identification of output pins where the trace will be outputted (Swoboda: Fig.3-4; Col.9 Lines 56-Col10 Line 4; Col.16 Lines 38-63; Col.17 Lines 44-56).

It would have been obvious to one (e.g. a designer) of ordinary skill in the art at the time the invention was made to apply the teachings of <u>Swoboda to Litt</u> to enhances the Litt's teaching by adding a Pin Manager/macro function to arbitration logic and output section of Litt's teaching. To clarify further, The motivation to combine would have been that Swoboda and Litt are concerned with trace data

capture where Swoboda and Litt output the trace data to a debugger (<u>Litt: Fig.2</u>; <u>Swoboda: Fig.3-4</u>) where the pin management is obvious for such data offloading. Swoboda explicitly discloses the pin manager, where the pins for trace & debug can be dynamically allocated reducing the limited pin count pressure in offloading trace information (Swoboda: Col.16 Lines 38-63).

Regarding Claim 30

Claim 30 discloses similar limitations as claim 29 and is rejected for the same reasons as claim 29. The bandwidth allotment is determined by the arbitration logic and directions from source clock (Litt: Col.12 Lines 57-Col.13 Line 27). Litt does not explicitly teach the pin schedule selection, which is taught by Swoboda (Swoboda: Col.10 Lines 3-4). Motivation to combine Litt and Swoboda is the same as claim 29 above.

Regarding Claim 31

Claim 31 discloses similar limitations as claim 30 and is rejected for the same reasons as claim 30. Litt teaches the limitation where the trace chain data fill rates are determined and matched with the data output rate from the arbitration logic.

Arbitration logic multiplexer selects the input (pins) from smart buffer based on the fill rate and distress (due to higher fill rate in a smart buffer) (Litt: Col.11 Lines 56-Col.13 Line 37. Motivation to combine Litt and Swoboda is the same as claim 29 above.

Conclusion

11. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2128

Communication

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Akash Saxena whose telephone number is (571) 272-8351. The examiner can normally be reached on 9:30 - 6:00 PM M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamini S. Shah can be reached on (571)272-2279. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Akash Saxena Patent Examiner, GAU 2128 (571) 272-8351 Wednesday, July 19, 2006

Kamini S. Shah Supervisory Patent Examiner, GAU 2128 Structural Design, Modeling, Simulation and Emulation

And the Contract of the Contra